Notice of References Cited Examiner

Application/Control No.

10/675,674

Examiner

Chat C. Do

Applicant(s)/Patent Under
Reexamination
BELLUOMINI ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*.		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,567,835	05-2003	Blomgren et al.	708/708
*	В	US-5,773,995	06-1998	Crocker, Paul R.	326/108
*	С	US-5,040,139	08-1991	Tran, Dzung J.	708/628
*	D	US-5,748,517	05-1998	Miyoshi et al.	708/628
*	Ε	US-6,877,022	04-2005	Toyonoh et al.	708/628
*	F	US-7,024,445	04-2006	Qi, Jieming	708/628
*	G	US-6,021,424	02-2000	Chu, Tam-Anh	708/630
*	Н	US-6,275,841	08-2001	Potter et al.	708/620
*	ı	US-6,393,454	05-2002	Chu, Tam-Anh	708/630
*	J	US-6,393,446	05-2002	Dhong et al.	708/209
*	К	US-5,208,489	05-1993	Houston, Theodore W.	326/98
	٦	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N				·	
	0					
	Р					
	Q					
	R					
	s	,				
	Т					

NON-PATENT DOCUMENTS

	NOW! A PENT DOGMENTO							
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
	υ	Jaehong et al., 470ps 64bit Parallel binary adder, 2000, IEEE, pages 192-193.						
	٧	Chris et al., Timed Circuits: A New paradigm for high-speed design, 2001, IEEE, pages 335-340.						
	w							
	х							

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

.